Why Ideal Constant Power Loads Are Not the Worst Case Condition From a Control Standpoint

Marco Cupelli, Lin Zhu, and Antonello Monti, Senior Member, IEEE

Abstract—This paper investigates the influence of control bandwidth on the stability of loads, which are interfaced through power electronic converters and are fed from a dc power source. When tightly regulated, these loads exhibit a constant power load (CPL) behavior. It is shown here that the ideal CPL assumption, prevalent in literature, may not represent the worst case in real-life applications. If the control bandwidth of the load is sufficiently high, the load behaves like a CPL, and the system stability margin decreases with the increase in output power. However, in a practical range, with a lower control bandwidth, the system stability margin is influenced critically by the converter’s characteristic impedance, as well as its output power. Under these conditions, the minimum stability margin may occur at a low-power range.

Index Terms—Closed loop systems, dc–dc power converters, dc power systems, linear feedback control systems, load modeling, negative feedback, nonlinear control systems, power system stability, system analysis and design, voltage control.

I. INTRODUCTION

In recent years, different topologies of smart distribution systems have been proposed in the scientific literature; one of these concepts is the microgrid. These microgrids can be classified as ac or dc [1]–[3] based on the coupling point or main bus.

The dc microgrid is, from a technology standpoint, an interesting case, as all distributed generation and storage devices are connected through an inverter and the majority of the loads are also connected to the grid via a power electronics interface.

The application of the dc microgrids is not limited to terrestrial distribution systems but can also be applied in other dc systems with distributed generation from renewable and nonrenewable energy such as aircraft power systems and shipboard power systems [1], [4], [5].

The direct interface of a load through a converter introduces significant challenges. These challenges lie in the dynamic stability of the system, due to the nonlinear behavior of the constant power load (CPL) [6]. From the point of view of the dc bus, such converters exhibit a CPL behavior, as they tend to maintain the load power constant under fast current and voltage disturbances (e.g., drive applications).

As a consequence, the converters present to the dc bus a negative incremental resistance behavior, which may cause, in certain conditions, instability of the bus voltage in a medium voltage dc (MVDC) distribution [7]. These conditions and the methods for stability analysis of MVDC systems have been reviewed and discussed in [9].

The efforts to prevent MVDC instability due to small-signal negative resistance behavior have been concentrated on the design of the power converters interfacing the loads to the MVDC distribution. With this approach, it is up to the loads themselves and their converters, to prevent the MVDC from voltage instability: either through dedicated control algorithms [9], [10], or through forcing disconnection, when jeopardizing the MVDC system stability. Other solutions that focus on guaranteeing the stability on the MVDC bus from the generation-side converters were proposed in [11]–[14].

II. CHALLENGES AND METHOD

In order to analyze the stability of MVDC systems, an ideal constant power assumption is often applied [15]. However, this assumption has limitations when the input characteristic of a load deviates from the CPL behavior. Furthermore, the assumption of an ideal CPL does not take into account the influence of the controller design and operating conditions on the system stability. Therefore, it is necessary to establish detailed models of the power system to fully account the dynamic behavior and its influence on stability [16]–[23].

However, there is very little systematic research on large signal stability analysis of MVDC systems due to the lack of reliable large-signal models of the converters. Youssef et al. [24] use the state space averaging method or controlled voltage and current source to replace the power converter switches in the circuit. The duty ratio is embedded in the main parameters of the model so that the model is different according to operating conditions, necessitating a case-by-case analysis depending on the operating mode. This problem also exists in the behavioral model proposed in [25]. Another approach is shown in [18], where ideal transformers are used instead of switches. All of these approaches share the ideal CPL assumption as the worst case behavior. However, it was shown that this assumption may not always be true, as there is an interdependency between the bandwidth of the involved generation and load units [26], [27].

Manuscript received August 9, 2013; revised May 11, 2014; accepted September 17, 2014. Date of publication October 24, 2014; date of current version October 17, 2015. This work was supported by the U.S. Office of Naval Research under Grant N00014-11-1-0528. Paper no. TSG-00625-2013.

The authors are with the E.ON Energy Research Center, RWTH Aachen University, Aachen 52074, Germany (e-mail: mcupelli@eonerc.rwth-aachen.de; lzhu@eonerc.rwth-aachen.de; amonti@eonerc.rwth-aachen.de).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
Fig. 1. Canonical model: a small signal equivalent circuit that models dc–dc converter dynamics and transfer functions.

Nonetheless, until now the interdependency of the control bandwidth of the load-side converter on the control goal of the generation-side converter with respect to the control variable (e.g., the voltage of the dc bus) has not been sufficiently addressed: in effect, the ideal CPL assumption in the form of a nonlinear component due to the switching behavior, state, and the duty cycle affect the output voltage. As converters are nonlinear components due to the switching behavior, state space averaging is often used to generate small signal models. By using this method, equivalent circuit models of dc–dc converters can be synthesized and, consequently, the canonical circuit model in Fig. 1 can be used to represent the physical properties of pulse width modulated (PWM) dc–dc converters in continuous conduction mode (CCM) [28], [29]. In this paper, \( \hat{v}_{in} \) and \( \hat{v}_{out} \) corresponds to the small signal perturbation in the input and output voltage. The small signal perturbation in the duty cycle is represented by \( \hat{d} \), while \( \hat{L}_{o1} \) represents the load current variation.

Canonical model parameters for the ideal buck, boost, and buck-boost converter are listed in Table I. As the representation in Fig. 1 is a general one, it can be used for all three models by changing the values of \( M(D) \), \( L_e \), \( e(s) \), \( j(s) \) and, therefore, describes the behavior of the selected converter. The transformer being used in this paper is an ideal dc transformer with the turns ratio of 1:\( M(D) \), which is a function of the duty cycle \( D \), where \( D' = 1 - D \). The term \( e(s)\hat{d}(s) \) and \( j(s)\hat{d}(s) \) represent perturbations in the duty cycle which are usually caused by a control circuit.

### III. SINGLE CONVERTER MODEL

#### A. Canonical Model

To be able to design the control system of the converter, it is necessary to model its dynamic behavior. Typically, this includes how the variations of the input voltage, the load current, and the duty cycle affect the output voltage. As converters are nonlinear components due to the switching behavior, state space averaging is often used to generate small signal models. By using this method, equivalent circuit models of dc–dc converters can be synthesized and, consequently, the canonical circuit model in Fig. 1 can be used to represent the physical properties of pulse width modulated (PWM) dc–dc converters in continuous conduction mode (CCM) [28], [29]. In this paper, \( \hat{v}_{in} \) and \( \hat{v}_{out} \) corresponds to the small signal perturbation in the input and output voltage. The small signal perturbation in the duty cycle is represented by \( \hat{d} \), while \( \hat{L}_{o1} \) represents the load current variation.

Canonical model parameters for the ideal buck, boost, and buck-boost converter are listed in Table I. As the representation in Fig. 1 is a general one, it can be used for all three models by changing the values of \( M(D) \), \( L_e \), \( e(s) \), \( j(s) \) and, therefore, describes the behavior of the selected converter. The transformer being used in this paper is an ideal dc transformer with the turns ratio of 1:\( M(D) \), which is a function of the duty cycle \( D \), where \( D' = 1 - D \). The term \( e(s)\hat{d}(s) \) and \( j(s)\hat{d}(s) \) represent perturbations in the duty cycle which are usually caused by a control circuit.

#### B. Mathematical Representation of the Canonical Model

The canonical circuit model of Fig. 1 can be solved using conventional linear circuit analysis techniques. It is then possible to derive the transfer functions for a converter operating in open-loop. The quantities of interest are: 1) control-to-output transfer function \( G_{id}(s) \); 2) converter line-to-output transfer function \( G_{vg}(s) \); 3) converter output impedance \( Z_{out}(s) \); 4) converter input impedance \( Z_{in}(s) \); 5) the control-to-inductor current transfer function \( G_{id}(s) \); and 6) the line-to-inductor current transfer function \( G_{ig}(s) \). The formalism for transforming the canonical model to a mathematical model is given in [28] and [29] and the exact definitions of the transfer functions are the following:

\[
G_{id}(s) = \frac{\hat{v}_{out1}(s)}{\hat{d}(s)} \big|_{\hat{v}_{in}, \hat{L}_{o1} = 0} = \frac{M(D)e(s)}{C_1L_e s^2 + L_e s + 1} \tag{1}
\]

\[
G_{ig}(s) = \frac{\hat{v}_{in1}(s)}{\hat{i}_{L}(s)} \big|_{\hat{d}, \hat{v}_{in} = 0} = \frac{M(D)e(s)(\frac{1}{2} + C_1)}{C_1L_e s^2 + \frac{L_e}{2} s + 1} \tag{2}
\]

\[
Z_{out}(s) = \frac{-\hat{i}_{L}(s)}{-\hat{L}_{o1}(s)} \big|_{\hat{d}, \hat{v}_{in} = 0} = \frac{L_e s}{C_1L_e s^2 + \frac{L_e}{2} s + 1} \tag{3}
\]

\[
G_{id}(s) = \frac{\hat{i}_{L}(s)}{\hat{d}(s)} \big|_{\hat{v}_{in}, \hat{L}_{o1} = 0} = \frac{M(D)e(s)(\frac{1}{2} + C_1)}{C_1L_e s^2 + \frac{L_e}{2} s + 1} \tag{4}
\]

This approach leads to the following mathematical representation of the converter:

\[
\begin{pmatrix}
\hat{v}_{out1} \\
\hat{i}_{L} \\
\hat{d} 
\end{pmatrix} = \begin{pmatrix}
Z_{out} & G_{vg} & G_{id} \\
-\frac{Z_{out}}{\hat{v}_{in}} & G_{ig} & G_{id} \\
\hat{v}_{in} & \hat{i}_{L} & 0
\end{pmatrix} \begin{pmatrix}
\hat{v}_{in} \\
\hat{L}_{o1} \\
\hat{d}
\end{pmatrix}. \tag{7}
\]

This matrix is depicted in a control block representation of Fig. 2, where the open loop small signal model can be derived by setting \( \hat{d}(s) \) equal to zero.

#### C. Closed-Loop Transfer Functions

As the goal of this paper is to derive a cascaded closed-loop converter system, the small-signal-closed loop transfer functions are also required. Those transfer functions are needed for the closed-loop input and output impedance \( Z_{in, CL}, Z_{out, CL} \) and the transfer function representing the closed-loop input to output voltage perturbation \( G_{v_{in}, CL} \) [30].

In order to show the concept, we assume one of the most common control system operations for a dc–dc converter which is the voltage mode control (VMC) [29].

<table>
<thead>
<tr>
<th>Converter</th>
<th>( M(D) )</th>
<th>( L_e )</th>
<th>( e(s) )</th>
<th>( j(s) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Buck</td>
<td>( D )</td>
<td>( L )</td>
<td>( V_{out1} ) ( D^2 )</td>
<td>( V_{out1} ) ( D )</td>
</tr>
<tr>
<td>Boost</td>
<td>( \frac{1}{D'} )</td>
<td>( L ) ( D^2 )</td>
<td>( V_{out1} ) ( \frac{1}{(1 - sL ZD^2)} )</td>
<td>( V_{out1} ) ( \frac{ZD^2}{D^2} )</td>
</tr>
<tr>
<td>Buck-Boost</td>
<td>( \frac{-D}{D'} )</td>
<td>( L ) ( D^2 )</td>
<td>( V_{out1} ) ( \frac{1}{(1 - sL ZD^2)} )</td>
<td>( V_{out1} ) ( \frac{ZD^2}{D^2} )</td>
</tr>
</tbody>
</table>
corresponding schematic is depicted in Fig. 3. The changes from Figs. 2 and 3 are as follows.

1) $\hat{v}_{\text{ref}}(s)$ is the perturbation in the reference voltage.
2) The term $H(s)$ is the transfer function of the sensing network, which often can be considered as a pure gain.
3) $G_i(s)$ is the compensator transfer function. Commonly used compensators are proportional-integral (PI), proportional-derivative (PD), or proportional-integral-derivative (PID).

The PWM gain is equal to $1/V_m$, where $V_m$ corresponds to the amplitude of the dc bus.

1) Feedback: The solution of Fig. 3 according to [29] yields for (8) the voltage output variation, where $T(s)$ is defined in general as the product of gains around the forward and feedback paths of the loop. This equation shows how the addition of a feedback loop modifies the transfer function of the system

$$
\begin{align*}
\hat{v}_{\text{out}1} &= \hat{v}_{\text{ref}} - \frac{1}{H(s)} \frac{T(s)}{1 + T(s)} + \frac{G_v}{1 + T(s)} - \frac{Z_{\text{out}}}{1 + T(s)} \\
T(s) &= H(s)G_C(s)G_{vd}(s) \frac{1}{V_m} \\
G_{vd}(s) &= \left| \frac{\hat{v}_{\text{out}}}{\hat{v}_{\text{in}}} \right|_{T_{\text{ref}}, \hat{i}_{\text{LO1}} = 0} = \frac{G_v}{1 + T(s)} \\
Z_{\text{out}, CL}(s) &= \left| \frac{\hat{v}_{\text{out}}}{-\hat{i}_{\text{LO1}}} \right|_{T_{\text{ref}}, \hat{i}_{\text{LO1}} = 0} = \frac{Z_{\text{out}}}{1 + T(s)}.
\end{align*}
$$

It can be seen that through the feedback the closed-loop transfer function and the output impedances are reduced by the factor of $1/(1 + T(s))$.

2) Closed-Loop Input Impedance: The definition of the closed loop input impedance is the ratio of perturbations in the input voltage $\hat{v}_{\text{in}}$ to the perturbations in the input current $\hat{i}_{L}(s)$, while the perturbations in the load current $\hat{i}_{\text{LO1}}$ are zero

$$
Z_{\text{IN,CL}}(s) = \frac{\hat{v}_{\text{in}}(s)}{\hat{i}_{\text{in1}}(s)}|_{T_{\text{ref}}, \hat{i}_{\text{LO1}} = 0}.
$$

Analyzing Fig. 3 and setting $\hat{v}_{\text{ref}}$ and $\hat{i}_{\text{LO1}}$ to zero the following equations is obtained. The last equation, which gives the relationship between input current perturbation $\hat{i}_{\text{in1}}$ and inductor current perturbation $\hat{i}_{L}(s)$, is obtained by examining the circuit in Fig. 1

$$
\begin{align*}
\hat{d}(s) &= -\hat{v}_{\text{out}1}H(s)G_C(s) \frac{1}{V_m} \\
\hat{v}_{\text{out}1} &= \hat{d}(s)G_{vd}(s) + \hat{v}_{\text{in}}(s)G_v(s) \\
\hat{i}_{L}(s) &= \hat{d}(s)G_{id}(s) + \hat{v}_{\text{in}}(s)G_i(s) \\
\hat{i}_{\text{in1}} &= j(s)\hat{d}(s) + M(D)\hat{i}_{L}(s).
\end{align*}
$$

After solving this system of equations, we get the following relationship for the closed-loop input impedance. This relationship will be used in the cascaded converter model in the next section

$$
Z_{\text{IN,CL}}(s) = \frac{\hat{v}_{\text{in}}(s)}{\hat{i}_{\text{in1}}(s)}|_{T_{\text{ref}}, \hat{i}_{\text{LO1}} = 0} = Z_{\text{IN}} \left( \frac{1 + T}{1 - T} \right).
$$

Solving (17) for a closed-loop converter loaded with a generic impedance load $Z$

$$
Z_{\text{IN,CL}}(s) = \frac{(Z_C + L_C s^2 + L_m s + Z)V_m + ZH(s)G_C(s)M(D)e(s)}{V_m(M(D))\hat{i}(s)(1 + ZC_1 s) - j(s)ZH(s)G_C(s)M(D)}.
$$

IV. CASCaded CONVERTer MODEL

Cascading two dc–dc converters means that the downstream converter now referred to as converter 2 or point of load converter (POL) acts as load of the upstream converter now labeled as converter 1 or also called line regulating converter (LRC). Using the previously mentioned canonical model, this leads to the topology depicted in Fig. 4. Cascading also means that the output voltage of LRC is equal to the input voltage of POL and the input current of the POL equals the output current of the LRC. This correspondence can be extended for the small-signal values of the perturbations of the voltages and currents.

Therefore, it follows that the small-signal current drawn from the LRC $\hat{i}_{\text{LO2}}$ depends on the dynamics of the POL converter, which has to be equal to the input current $\hat{i}_{\text{IN2}}$ of the POL. The same conclusion can be made for the output voltage perturbation of the LRC $\hat{v}_{\text{OUT1}}$, which has to be equal to the input voltage perturbation of the POL $\hat{v}_{\text{IN2}}$. We assume that in cascading two converters the LRC is only supplying one POL: therefore the load impedance $Z$, which appears in Fig. 1, is eliminated and instead the small-signal model of the converter in Fig. 1 is used again.

The output filter capacitor ($C_{oF}$) and input filter capacitor ($C_{iF}$) are represented by the equivalent capacitor $C_1$ in
Fig. 4. Canonical cascaded system.

Fig. 5. Cascaded control blocks.

Combining (8) and (19) leads to the following expression for the output voltage of the dc bus capacitor in a cascaded system:

\[ \hat{v}_{\text{out}1}(s) = \hat{v}_{\text{ref1}}(s) - H_{m1} \hat{v}_{\text{out}1}(s) - \hat{v}_{\text{in}}(s) \frac{G_{C1} G_{vd1}}{1 + \frac{Z_{\text{out}1}}{Z_{\text{IN}_{-CL}^2}}} \frac{Z_{\text{out}1}}{1 + \frac{Z_{\text{out}1}}{Z_{\text{IN}_{-CL}^2}}} \]  

(20)

Normally, a cascaded converter architecture is designed in such a way that it delivers a defined voltage \( \hat{v}_{\text{out}2} \) to the load under the assumption of a predefined reference voltage \( \hat{v}_{\text{ref1}} \). For the initial loop design, the effect of possible perturbations in the input voltage of the cascaded system \( \hat{v}_{\text{in}} \) and the load current \( \hat{i}_{\text{Lo1}} \) are neglected. When further inspecting Fig. 5, it becomes clear that for the path \( \hat{v}_{\text{ref1}} \) to \( \hat{v}_{\text{out}2} \) (marked in red) it is not necessary to consider the inductor currents \( \hat{i}_{L1}, \hat{i}_{L2} \). The positive feedback loop containing the block \( -Z_{\text{out}1}/Z_{\text{IN}_{-CL}^2} \) can be condensed to \( 1/(1 + Z_{\text{out}1}/Z_{\text{IN}_{-CL}^2}) \) which makes it possible to write the reference to output voltage transfer function for the first converter:

\[ \frac{\hat{v}_{\text{out}1}(s)}{\hat{v}_{\text{ref1}}(s)} = \frac{1}{\frac{1}{V_{m1} G_{C1} G_{vd1}} + H_{m1} G_{C1} G_{vd1} \frac{1}{1 + \frac{Z_{\text{out}1}}{Z_{\text{IN}_{-CL}^2}}} \frac{Z_{\text{out}1}}{1 + \frac{Z_{\text{out}1}}{Z_{\text{IN}_{-CL}^2}}}}. \]  

(21)

Inspecting the second converter loop yields the following equation:

\[ \hat{v}_{\text{out}2}(s) = \left( \hat{v}_{\text{ref2}}(s) - H_{2} \hat{v}_{\text{out}2}(s) \right) \frac{1}{V_{m2} G_{C2} G_{vd2}} + H_{2} \hat{v}_{\text{out1}}(s). \]  

(22)

From (17), (21), and (22), it can be clearly seen that there exists an interdependence on how the selection of parameters of the controllers \( G_{C1} \) and \( G_{C2} \) influence each other. It also can be seen how the dynamics of the load supplied by the second converter influences the voltage of the dc bus. This interdependence poses some interesting questions on the nontrivial design process but this is not the scope of this paper.

V. CPL MODEL

Due to the integration in dc grids of LRC and POL converters the efficiency of the network is increased and due to the control algorithm implemented in the converters these grids are able to handle a wide variation in either load or source [31].

As an example, a buck POL converter with a resistive load is shown in Fig. 6, where \( Z_L(s) = R \). Power converters such as a buck converter are used because of their tight output voltage control capability, which enables them to respond almost immediately to system changes.
On the other hand, under these conditions, the converter tends to operate as a CPL. When averaging the states and applying the canonical model with the parameters of Table I and (1), the linearized impedance model of the buck converter systems for a given operating point is given in (23). As all denominator coefficients are positive and not zero the perturbation transfer function for a single POL converter which is supplied by an ideal voltage source satisfies the Hurwitz criteria for stability

$$\frac{v_{out}(s)}{d(s)} = \frac{\frac{V}{sZ}}{CLs^2 + \frac{L}{R}s + 1} = \frac{v_{in}1}{TC} \quad (23)$$

$$Z_{INCL}(s) = \frac{(CLs^2 + Ls + 1)V_{in}}{V_{in}D^2(1 + ZC_1s) - H(s)G_c(s)VinD}$$  

$$G_c(s) = \frac{K_D}{s} \left( 2a + 2K_D + sK_L + K_D \right). \quad (25)$$

We assume now a constant sensor gain and PWM gain of 1 and also assume a general PID controller (25) with proportional gain $K_P$, integral gain $K_I$, and derivative gain $K_D$ for regulating the closed-loop converter which yields the following generalized expression (26) as shown at the bottom of the page.

By assuming that $Z_l(s) = R$, the numerators are defined as $n_3 = RC_1L; n_2 = L + RK_P\bar{v}_{in}; n_1 = R + RK_P\bar{v}_{in}; n_0 = RK_P\bar{v}_{in} while the denominators are defined as $d_2 = RC_1D^2 - K_DD^2\bar{v}_{in}$, $d_1 = D^2 - K_PD^2\bar{v}_{in}$, $d_0 = -K_ID^2\bar{v}_{in}$.

The steady-state error for a step input can be calculated with the final value theorem and corresponds to the dc gain which will yield for $Z_L(s) = R$

$$e_{ss} = \lim_{s \to 0} \frac{1}{s} Z_{INCL} (s) = \frac{n_0}{d_0} = -\frac{R}{D}. \quad (27)$$

This behaves like a negative destabilizing resistance. Rivetta et al. [15] and Zamierczuk et al. [32] state that the closed-loop input resistance $Z_{INCL}$ of a POL is approximately $-Z_{INopen}$. The negative resistance of (27) pushes an open-loop pole into the right half plane and destabilizes the transfer function of (23). Therefore, often in literature the approximation of a complex load is performed, which exhibits constant power behavior

$$Z_{Load}(s) = \frac{\hat{V}_I(s)}{\dot{i}(s)} = \frac{v^2}{P_L}; P_L = const. \quad (28)$$

What has to be noted is that by using (28) instead of (26) it is assumed that no dynamic interactions will take place between the converters, which is a very optimistic assumption, particularly when considering that the POL converters are operating at a higher switching frequency than the LRC [27].

VI. DESTABILIZING LOAD MODELS

A generalized load impedance model was described under the assumption that the closed-loop buck converter is PI-regulated [33]. We will extend the proposed destabilizing load forms, which were proposed by LeSage et al. [33], to match a PID regulator. Those load forms represent destabilizing characteristics under certain parameter variations and dynamic conditions which exhibit a different dynamic behavior in contrast to the CPL assumption.

A. First-Order Lag

In this case, the first-order lag function replaces the constant resistance where $R$ is the dc gain of the load and $\tau$ is the time constant [33]. This type of load corresponds to a parallel circuit of a resistive and a capacitive load

$$Z_{Load}(s) = \frac{R}{s + \frac{1}{\tau}}; \tau \in \mathbb{R}^+ \quad (29)$$

$$Z_{INCL}(s) = \frac{n_3s^3 + n_2s^2 + n_1s + n_0}{d_3s^3 + d_2s^2 + d_1s + d_0} \quad (30)$$

where the numerator and denominator coefficients in (29) $n_3 = (RC_1 + \tau)L, n_2 = L + RK_P\bar{v}_{in}, n_1 = R + RK_P\bar{v}_{in}, n_0 = RK_P\bar{v}_{in}, d_3 = -K_PD^2\bar{v}_{in}, d_2 = D^2((RC_1 - K_D\bar{v}_{in}) + (1 - K_P\bar{v}_{in})\tau), d_1 = D^2 + D^2\bar{v}_{in}(K_P + K_D\tau), d_0 = -K_ID^2\bar{v}_{in}.$

If $\tau = 0$, we are consequentially back at the CPL case as it is assumed that the load responds instantaneously.

B. First-Order Unstable

Replacing the load in (26) by an unstable impedance function yields a $Z_{INCL}$ equal to

$$Z_{Load}(s) = -\frac{b}{s - a}; a, b \in \mathbb{R}^+ \quad (31)$$

$$Z_{INCL}(s) = \frac{n_3s^3 + n_2s^2 + n_1s + n_0}{d_3s^3 + d_2s^2 + d_1s + d_0} \quad (32)$$

where the numerator and denominator coefficients in (32) $n_3 = 1 - bC_1, n_2 = -bK_PD\bar{v}_{in} + L, n_1 = -b + bK_P\bar{v}_{in}, n_0 = -bK_P\bar{v}_{in}, d_3 = -K_PD^2\bar{v}_{in}, d_2 = D^2((1 - K_P\bar{v}_{in}) - bC_1 + aK_P\bar{v}_{in}), d_1 = D^2 + D^2\bar{v}_{in}(K_P + K_D\tau), d_0 = K_ID^2\bar{v}_{in}.$

As this case, the Hurwitz necessary conditions of stability are not met: we observe instability in $Z_{INCL}$. It has to be noted
that while instability can be observed its cause is different from the CPL case.

C. Nonminimum Phase

Nonminimum phase systems are quite seldom found as time continuous systems, but they merit a consideration due to the wide implementation of digital controllers, where the minimum phase property can be lost due to the sampling. Their response to changes in the input signal are typically in opposite directions, i.e., when the input signal increases, the system output drops briefly before rising again, in contrast to systems with negative reinforcement. Due to the presence of zeros in the right complex half plane, a high feedback system will exhibit instability. We assume now a first-order nonminimum phase load described

\[ Z_{\text{Load}}(s) = \frac{s - b}{s + a}; \quad a, b \in \mathbb{R}^+ \]  
\[ Z_{\text{INCL}}(s) = \frac{n_4 s^4 + n_3 s^3 + n_2 s^2 + n_1 s + n_0}{d_3 s^3 + d_2 s^2 + d_1 s + d_0} \]  

(33)  
(34)

where in (34)

\[ n_4 = -C_1 L, \quad n_3 = L + b C_1 L - K_D V_{\text{in}}, \quad n_2 = L a + b K_D V_{\text{in}} - 1 - V_{\text{in}} K_P, \quad n_1 = b + b V_{\text{in}} K_P - K_D V_{\text{in}}, \quad n_0 = b K_D V_{\text{in}}, \quad d_3 = -C_1 \]  
\[ d_2 = D^2 - K_D D V_{\text{in}}, \quad d_2 = D^2 (b C_1 + a K_D V_{\text{in}} + 1 - K_D V_{\text{in}}) s^2, \quad d_1 = a D^2 + D V_{\text{in}} (K_j - a K_P), \quad d_0 = -a K_D D V_{\text{in}}. \]

With the previously performed analysis, we have shown that a stability analysis has to include assumptions about the dynamic behavior on top of the CPL assumption. Load impedances which have either zeros or poles in the right half plane will exhibit a drastically different behavior than the nondynamic CPL assumption.

D. Generalized Load

When using generalized impedance loads which follow the polynomial structure given in (35), it is possible to derive with (18) a generalized load input impedance of a closed loop buck converter [see (35) and (36)] at the bottom of the page.

Where in (36)

\[ n_4 = C_1 L, \quad n_2 = K D V_{\text{in}}, \quad n_1 = (1 + K D V_{\text{in}}), \quad n_0 = K_f V_{\text{in}}, \quad d_2 = L, \quad d_2 = C_1 D^2, \quad d_2 = -K_D D V_{\text{out}}, \quad d_1 = D^2 - K_P D^2 V_{\text{out}}, \quad d_0 = 0. \]

We can see how the distribution of the poles and zeros of \( Z_{\text{INCL}} \) is influenced by the location of the poles and zeros of the generalized load, as right-handed poles and zeros of the load can lead to power system instability that are not obvious while analyzing a stable load converter.

VII. SIMULATION ENVIRONMENT AND TEST CASE

A small-scale dc power system, consisting of one generating unit connected with one detailed CPL, based on the setup of Fig. 4, has been simulated. As this is a canonical model, we selected for the POL and LRC converter in our test case the buck type. Firstly, a small signal analysis is performed in Simulink, based on the averaged model to verify the plausibility of the assumption made in the theoretical part. A large-signal analysis is implemented both in Simulink (averaged model) and real time digital simulator (RTDS) (switching model). On one hand, it helps validating the equivalent impedance modeling method, introduced in Section V with respect to the switching model performance; on the other hand, it helps understanding whether conclusions from small signal analysis have value in a large signal context. The LRC converter was operated in all cases with a switching frequency of 1 kHz. For the POL converter, two switching frequencies were implemented (1 and 3 kHz). The parameters of the corresponding input and output filters were sized as in Table II.

A. CPL

As shown in Fig. 6, a good example of CPL behavior is a tightly regulated buck converter connected to a resistor. A PID controller is designed as in Table III with the goal to cancel the poles of the open-loop transfer function (23) to match a desired bandwidth. According to [29], the output RLC filter parameters of 15 MW POL buck converter are designed with the criteria of 3% voltage ripple and 30% current ripple, meanwhile, in order to attenuate the switching harmonics and protect the converter and its load from transients that appears in the input voltage \( V_{\text{out}} \), the input filter parameter \( C_f \) is settled as in Table II. Because of the significantly different

\[
Z_L(s) = \sum_{i=0}^{m} b_i s^i, \quad a_j, b_j \in \mathbb{R}
\]
\[
Z_{\text{INCL}}(s) = \frac{n_4 s^4 + n_3 s^3 + n_2 s^2 + n_1 s + n_0}{d_3 s^3 + d_2 s^2 + d_1 s + d_0}
\]

(35)  
(36)
resonant frequency of 1 and 3 kHz POL buck converters, the input filters are also sized differently.

B. Generation Side

The output filter parameters of 20 MW LRC buck converter are designed as shown in Table II. As a tightly regulated buck converter exhibits CPL behavior, which is nonlinear, a linearizing state feedback control strategy [11], [12], is implemented to linearize the overall system behavior, so that the theoretical assumption of Section IV is valid. It has to be noticed that, due to the different input filter $C_\text{if}$ of the 1 and 3 kHz detailed CPL, the equivalent dc system parameter $C_{22}$ is changed. The control parameters are also updated accordingly to obtain the same dominant poles with the natural angular frequency $1256 \text{ rad/s}$ and damping factor (0.6) as shown in Table IV.

C. Averaged Model Simulink

Small load connection and disconnection is a common situation in dc power systems. Therefore, a small perturbation in dc system is simulated as a first step to analyze whether the theoretical analysis based on small signal is valid. The dc system, which is based on the buck realization of Fig. 4, is modeled according to the averaged model via Simulink. $Z_2$ is equivalent to 15 resistances each with the same value in parallel, which can be switched on and switch off. At the beginning the generating unit supplies 14 MW to the system, at $t = 0.01 \text{ s}$, a resistance (1 MW) in parallel is connected, consequently the total power becomes 15 MW, which corresponds to the rated power of the POL buck converter. In order to compare the different CPL modeling methods, a CPL is represented as an ideal one according to (27) in the first case, and as a detailed one according to (26) in the second case. Both models are connected to the same averaged generating unit regulated by the linearizing state feedback control [12]. In Fig. 7(a), it can be observed that the voltage drop in the case of an ideal CPL model is higher than in the case of 1 kHz detailed CPL model. The reason for this lies in the bandwidth of the ideal CPL, which corresponds to the bandwidth of the overall system $V_{\text{out}1} \approx 1256 \text{ rad/s}$. This one is much higher than the one of the 1 kHz detailed CPL (which is defined by the PID controller, $\approx 690 \text{ rad/s}$).

Likewise, in Fig. 7(b), due to the fact that the bandwidth of the 3 kHz detailed CPL ($\approx 2072 \text{ rad/s}$) is much higher than ideal CPL, the observed voltage drop is higher. In Fig. 7(c), it is evident that the transient characteristic of bus voltage in case of 1 and 3 kHz detailed CPL is significantly different because of the largely different bandwidth, making clear that using equivalent impedance method to model CPL reflects better the actual behavior.

D. Switched Model

In order to verify the accuracy of the equivalent impedance modeling method and test the validity of the theory designed based on small-signal model, the same dc system is implemented with switched components in RTDS and with average model in Simulink separately. Instead of using a small perturbation a large perturbation is set to appear at $t = 0.02 \text{ s}$ where the load changes from 7.5 to 15 MW.

The corresponding results are plotted in Fig. 8. The transient characteristics in the switching model match the one of the averaged model. The steady-state performance of bus voltages and generator currents fits the 5% and 30% ripple constraint.

In addition, Figs. 8(c) and 9(c) represent an apparent different time constant (nearly three times) on the sub-bus voltage $V_{\text{out2}}$ due to the different switching frequency, which leads to different bandwidths via PID controller. This different bandwidth causes the relative different transient performance on the main-bus voltage and current. Also in this case, the proposed new CPL modeling method considering the time constant (switching frequency and control design) appears to be more realistic than the previous modeling assumption.

VIII. DYNAMIC INTERACTION IN MULTIMACHINE SYSTEM

A small-scale MVDC microgrid according to the IEEE 1709 Standard [7] with radial topology was implemented in RTDS, consisting of two gas turbines, which are interfaced through a diode bridge and a buck converter to a dc bus, and four dc load centers where each one is connected via a buck converter. All microgrid loads are fed through buck POL converters, loaded with a resistance and operated in VMC. This configuration exhibits a CPL behavior [15].

The total installed electrical power of 50 MW is provided by the two 25 MW (30 MVA) gas turbine generators. The voltage of the MVDC bus is ±6 kV and the voltage is stepped down to low-voltage dc (±1 kV) in load centers 1 through 4 via dc/dc converters. The main parameters of the scheme are shown in Table V.

Each main generation system includes: 1) a gas turbine with speed governor; and 2) a three-phase 25 MW (30 MVA) synchronous machine and excitation system (automatic voltage regulator). The load sharing among the two generators is achieved by droop control. The setting of the synchronous

**Table IV - Linearizing State Feedback Control Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Connected to 1kHz CPL</th>
<th>Connected to 3kHz CPL</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1-C_{\text{of}}+C_{\text{if}}$ [\mu F]</td>
<td>659.72±3608</td>
<td>659.72±1327</td>
</tr>
<tr>
<td>$R_1$</td>
<td>1.464e6</td>
<td>1.334e6</td>
</tr>
<tr>
<td>$R_2$</td>
<td>1459</td>
<td>1459</td>
</tr>
</tbody>
</table>

**Table V - Circuit Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>1kHz</th>
<th>3kHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_v$ [MW]</td>
<td>25</td>
<td>12.5</td>
</tr>
<tr>
<td>$V_{\text{in}}$ [kV]</td>
<td>8.91</td>
<td>6</td>
</tr>
<tr>
<td>$V_{\text{out}}$ [kV]</td>
<td>6</td>
<td>1</td>
</tr>
<tr>
<td>$f_r$ [kHz]</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>$R$ [$\Omega$]</td>
<td>-</td>
<td>0.08</td>
</tr>
<tr>
<td>$R_e$ [m$\Omega$]</td>
<td>0.0097</td>
<td>0.005</td>
</tr>
<tr>
<td>$L_e$ [mH]</td>
<td>2</td>
<td>1.2</td>
</tr>
<tr>
<td>$C_{\text{if}}$ [\mu F]</td>
<td>2400</td>
<td>2000</td>
</tr>
<tr>
<td>$C_{\text{if2}}$ [\mu F]</td>
<td>-</td>
<td>4000</td>
</tr>
</tbody>
</table>
generator was done according to [34] and the excitation system of type ST1 was set according to [35]. The topology chosen for the generation side interfacing converter (LRC) is a diode rectifier coupled to a buck dc–dc converter. The bus voltage control method of the LRCs is the same as in Section VII-B, where a linearizing state feedback control strategy [11], [12] is implemented to linearize the overall system behavior, so that the theoretical assumption of Section IV remains valid. Fig. 10 summarizes the control scheme where “state1” is the sum of linearization function and state feedback function for each generator interface converter and “m1” is the current feedback loop for load sharing.

Considering that the derivative in the feedback function may exasperate noise in the control loop, the derivative of
the bus voltage (which is one of the feedback state variables) is substituted by the current of capacitor branches in the output filters of the generator interface converters.

The buck converter output low-pass filter is designed according to the same specifications as in Section VII-A and provided in Table V. A PID controller is used for the load center with the parameters provided in Table VII. An anti-windup [36] is added to avoid the saturation of the integral, which may happen at the moment the load is connected to the bus. The resulting close-loop bode diagram of the system is depicted in Fig. 11.

A load increase of 12.5 MW is performed during the simulation. We performed simulation runs for different control parameters of the generation side and the load side. The variation was done on the proportional part of the controller to increase the bandwidth of the LRC or the POL converter. The coefficients are stated in Tables VI and VII.

The simulation results are presented in Figs. 12 and 13. It can be observed in Fig. 12 that the voltage drop in the case of the detailed CPL model is higher than in the case of an ideal CPL when the bandwidth of the detailed CPL (influenced by the POL converter PID control) is higher than the ideal CPL (determined by bus voltage).

As $K_{pg}$ increases, the bandwidth of the system increases, therefore, the observed system behavior while loaded with a detailed CPL approximates the one of an ideal CPL. It can be seen in Fig. 13 that when $K_{pl}$, which is the control parameter of the POL converter’s PID controller, increases, the bandwidth of the detailed CPL and approximates the behavior of the ideal CPL. The simulation shows that increasing the control bandwidth of the 3 kHz CPL, the observed voltage drop on the bus is also increasing in comparison with the ideal CPL. The simulation also reveals that when increasing the bandwidth of the LRC converters the simulated system behavior approaches the one of the ideal CPL. Additionally, it is observed an inter-dependency between the control bandwidth of the LRC and POL converters and that the theory introduced Sections III–V are not only valid in a single LRC single CPL system but also for multimachine systems.

### IX. Conclusion

This paper has focused on the derivation of the small signal transfer functions of voltage mode regulated converters for a cascaded system. Main goal is to achieve a realistic model of the so-called CPL behavior. Result of the analysis is an impedance-based model that appears to be a more realistic approximation.

Focus is placed on how the load through the POL converter interacts with the generating unit and LRC converter.

With the help of small and large-signal simulations, the analytical hypothesis is verified. The comparison was extended to include the dynamic interaction among different converters and loads, where the observation is consistent with the theoretical background.

Moreover, it was shown that CPL assumption is dynamically not always the worst-case condition. The transient influence of the other load types were also analytically presented via an equivalent impedance modeling method.
REFERENCES


Antonello Monti (M’94–SM’02) received the M.S. and Ph.D. degrees in electrical engineering from Politecnico di Milano, Milano, Italy, in 1989 and 1994, respectively.

From 1990 to 1994, he was with the Research Laboratory of Ansaldo Industria of Milan, Milan, Italy, designing digital controls for large-power drives. In 1995, he joined the Department of Electrical Engineering, Politecnico di Milano, as an Assistant Professor. From 2000 to 2008, he was an Associate Professor and then a Full Professor with the Department of Electrical Engineering, University of South Carolina, Columbia, SC, USA. He is currently a Director with the Institute for Automation of Complex Power Systems, E.ON Energy Research Center, RWTH Aachen University, Aachen, Germany.