h1

h2

h3

h4

h5
h6


001     1013042
005     20250921221513.0
024 7 _ |2 ISBN
|a 979-8-3315-3484-4
024 7 _ |2 SCOPUS
|a SCOPUS:2-s2.0-105008488954
024 7 _ |2 doi
|a 10.1109/COOLCHIPS65488.2025.11018601
037 _ _ |a RWTH-2025-05303
041 _ _ |a English
100 1 _ |0 P:(DE-82)981232
|a Chen, Yi
|b 0
|e Corresponding author
|u rwth
111 2 _ |a 2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems
|c Tokyo
|d 2025-04-16 - 2025-04-18
|g COOL CHIPS
|w Japan
245 _ _ |a GUPA: Group-Wise Uniform Pruning Accelerator for Depthwise Separable Convolution
|h online
260 _ _ |b IEEE
|c 2025
295 1 0 |a 2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS) : 16-18 April 2025
336 7 _ |0 33
|2 EndNote
|a Conference Paper
336 7 _ |0 PUB:(DE-HGF)7
|2 PUB:(DE-HGF)
|a Contribution to a book
|m contb
336 7 _ |0 PUB:(DE-HGF)8
|2 PUB:(DE-HGF)
|a Contribution to a conference proceedings
|b contrib
|m contrib
|s 1749714677_1311856
336 7 _ |2 BibTeX
|a INPROCEEDINGS
336 7 _ |2 DRIVER
|a conferenceObject
336 7 _ |2 DataCite
|a Output Types/Conference Paper
336 7 _ |2 ORCID
|a CONFERENCE_PAPER
536 _ _ |0 G:(DE-82)BMBF-16ME0399
|a BMBF 16ME0399 - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0399)
|c BMBF-16ME0399
|x 0
536 _ _ |0 G:(BMBF)03ZU1106CA
|a BMBF 03ZU1106CA - NeuroSys: Algorithm-Hardware Co-Design (Projekt C) - A (03ZU1106CA)
|c 03ZU1106CA
|x 1
588 _ _ |a Dataset connected to CrossRef Conference
700 1 _ |0 P:(DE-82)IDM06401
|a Wabnitz, Malte
|b 1
|e Corresponding author
|u rwth
700 1 _ |0 P:(DE-82)IDM05545
|a Lou, Jie
|b 2
|e Corresponding author
|u rwth
700 1 _ |0 P:(DE-82)841076
|a Lanius, Christian
|b 3
|e Corresponding author
|u rwth
700 1 _ |0 P:(DE-82)IDM01616
|a Gemmeke, Tobias
|b 4
|e Corresponding author
|u rwth
856 4 _ |u https://publications.rwth-aachen.de/record/1013042/files/1013042.pdf
|y Restricted
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)981232
|a RWTH Aachen
|b 0
|k RWTH
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)IDM06401
|a RWTH Aachen
|b 1
|k RWTH
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)IDM05545
|a RWTH Aachen
|b 2
|k RWTH
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)841076
|a RWTH Aachen
|b 3
|k RWTH
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)IDM01616
|a RWTH Aachen
|b 4
|k RWTH
914 1 _ |y 2025
915 1 _ |0 StatID:(DE-HGF)0031
|2 StatID
|a Peer reviewed article
|x 0
920 1 _ |0 I:(DE-82)611110_20170101
|k 611110
|l Lehrstuhl für Integrierte digitale Systeme und Schaltungsentwurf
|x 0
980 _ _ |a I:(DE-82)611110_20170101
980 _ _ |a UNRESTRICTED
980 _ _ |a VDBINPRINT
980 _ _ |a contb
980 _ _ |a contrib


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21