Computation-in-memory architecture based on resistive devices
Coordinator
ARM LIMITED ; RWTH Aachen University ; STICHTING IMEC NEDERLAND ; Delft University of Technology ; Swiss Federal Institute of Technology in Zurich ; IBM Research GmbH ; INSTITUT NATIONAL DE RECHERCHE ENINFORMATIQUE ET AUTOMATIQUE ; INTELLIGENTSIA CONSULTANTS SARL ; Eindhoven University of Technology
Grant period
2018-01-01 - 2021-06-30
Funding body
European Union
Call number
H2020-ICT-2017-1
Grant number
780215
Identifier
G:(EU-Grant)780215
Note: The MNEMOSENE project aims at demonstrating a new computation-in-memory (CIM) based on resistive devices together with its required programming flow and interface. To develop the new architecture, the following scientific and technical objectives will be targeted:
• Objective 1: Develop new algorithmic solutions for targeted applications for CIM architecture.
• Objective 2: Develop and design new mapping methods integrated in a framework for efficient compilation of the new algorithms into CIM macro-level operations; each of these is mapped to a group of CIM tiles.
• Objective 3: Develop a macro-architecture based on the integration of group of CIM tiles, including the overall scheduling of the macro-level operation, data accesses, inter-tile communication, the partitioning of the crossbar, etc.
• Objective 4: Develop and demonstrate the micro-architecture level of CIM tiles and their models, including primitive logic and arithmetic operators, the mapping of such operators on the crossbar, different circuit choices and the associated design trade-offs, etc.
• Objective 5: Design a simulator (based on calibrated models of memristor devices & building blocks) and FPGA emulator for the new architecture (CIM device combined with conventional CPU) in order demonstrate its superiority. Demonstrate the concept of CIM by performing measurements on fabricated crossbar mounted on a PCB board.
A demonstrator will be produced and tested to show that the storage and processing can be integrated in the same physical location to improve energy efficiency and also to show that the proposed accelerator is able to achieve the following measurable targets (as compared with a general purpose multi-core platform) for the considered applications:
• Improve the energy-delay product by factor of 100X to 1000X
• Improve the computational efficiency (#operations / total-energy) by factor of 10X to 100X
• Improve the performance density (# operations per area) by factor of 10X to 100X
http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.pngContribution to a book/Contribution to a conference proceedingsSiemon, A. (Corresponding author)RWTH* ; Wouters, D. J. (Corresponding author)RWTH* ; Hamdioui, S. (Corresponding author) ; Menzel, S. (Corresponding author) Memristive Device Modeling and Circuit Design Exploration for Computation-in-Memory 20192019 IEEE International Symposium on Circuits and Systems (ISCAS) : proceedings : Sapporo, Japan, May 26-29, 2019 / sponsors: IEEE Circuits and Systems Society, Science Council of Japan, IEEE Circuits and Systems Society Japan Joint Chapter, IEEE Circuits and Systems Society Fukuoka Chapter, IEEE Circuits and Systems Society Kansai Chapter, IEEE Circuits and Systems Society Shikoku Chapter 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019, SapporoSapporo, Japan, 26 May 2019 - 29 May 20192019-05-262019-05-29Piscataway, NJ : IEEE5 Seiten(2019)[10.1109/ISCAS.2019.8702600]2019 FilesBibTeX |
EndNote:
XML,
Text |
RIS
guest ::
Files
BibTeX |
EndNote:
XML,
Text |
RIS