h1

h2

h3

h4

h5
h6


001     998958
005     20250414161836.0
024 7 _ |2 ISBN
|a 979-8-3315-1766-3
024 7 _ |2 ISBN
|a 979-8-3315-1767-0
024 7 _ |2 ISBN
|a 9798331517663
024 7 _ |2 ISBN
|a 9798331517670
024 7 _ |2 SCOPUS
|a SCOPUS:2-s2.0-85211901402
024 7 _ |2 doi
|a 10.1109/NorCAS64408.2024.10752479
024 7 _ |2 WOS
|a WOS:001444043400042
037 _ _ |a RWTH-2024-11771
041 _ _ |a English
100 1 _ |0 P:(DE-82)825241
|a Sobhani, Vida
|b 0
|e Corresponding author
|u rwth
111 2 _ |a 2024 IEEE Nordic Circuits and Systems Conference
|c Lund
|d 2024-10-29 - 2024-10-30
|g NorCAS
|w Sweden
245 _ _ |a Inter-node Communication in Multi-FPGA-based Computational Neuroscience Simulators : PHY-to-Link
|h online, print
260 _ _ |a [Piscataway, NJ]
|b IEEE
|c 2024
295 1 0 |a 2024 IEEE Nordic Circuits and Systems Conference (NORCAS) : 29-30 October, 2024 Lund, Sweden : proceedings in IEEE Xplore / Conference co-sponsored by: IEEE, CAS - IEEE Circuits and Systems Society, Tampere University, Lund University ; editors: Jari Nurmi, Joachim Rodrigues, Luca Pezzarossa, Viktor Åberg, Baktash Behmanesh
300 _ _ |a 7 Seiten
336 7 _ |0 33
|2 EndNote
|a Conference Paper
336 7 _ |0 PUB:(DE-HGF)7
|2 PUB:(DE-HGF)
|a Contribution to a book
336 7 _ |0 PUB:(DE-HGF)8
|2 PUB:(DE-HGF)
|a Contribution to a conference proceedings
|b contrib
|m contrib
336 7 _ |2 BibTeX
|a INPROCEEDINGS
336 7 _ |2 DRIVER
|a conferenceObject
336 7 _ |2 DataCite
|a Output Types/Conference Paper
336 7 _ |2 ORCID
|a CONFERENCE_PAPER
588 _ _ |a Dataset connected to CrossRef Conference
591 _ _ |a Germany
700 1 _ |0 P:(DE-82)029489
|a Lorenz, Jan
|b 1
|u rwth
700 1 _ |0 P:(DE-82)IDM01616
|a Gemmeke, Tobias
|b 2
|u rwth
909 C O |o oai:publications.rwth-aachen.de:998958
|p VDB
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)825241
|a RWTH Aachen
|b 0
|k RWTH
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)029489
|a RWTH Aachen
|b 1
|k RWTH
910 1 _ |0 I:(DE-588b)36225-6
|6 P:(DE-82)IDM01616
|a RWTH Aachen
|b 2
|k RWTH
914 1 _ |y 2024
915 1 _ |0 StatID:(DE-HGF)0031
|2 StatID
|a Peer reviewed article
|x 0
920 1 _ |0 I:(DE-82)611110_20170101
|k 611110
|l Lehrstuhl für Integrierte digitale Systeme und Schaltungsentwurf
|x 0
980 1 _ |a MASSMEDIA
980 _ _ |a I:(DE-82)611110_20170101
980 _ _ |a MASSMEDIA
980 _ _ |a UNRESTRICTED
980 _ _ |a VDB
980 _ _ |a contb
980 _ _ |a contrib


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21