h1

000998965 001__ 998965
000998965 005__ 20250307103939.0
000998965 0247_ $$2ISSN$$a2329-9231
000998965 0247_ $$2SCOPUS$$aSCOPUS:2-s2.0-85207433222
000998965 0247_ $$2WOS$$aWOS:001349740300001
000998965 0247_ $$2doi$$a10.1109/JXCDC.2024.3482464
000998965 0247_ $$2datacite_doi$$a10.18154/RWTH-2024-11775
000998965 037__ $$aRWTH-2024-11775
000998965 041__ $$aEnglish
000998965 082__ $$a530
000998965 1001_ $$0P:(DE-82)IDM05568$$aFreye, Florian$$b0$$eCorresponding author$$urwth
000998965 245__ $$aScaling Logic Area With Multitier Standard Cells$$honline
000998965 260__ $$aNew York, NY$$bIEEE$$c2024
000998965 3367_ $$00$$2EndNote$$aJournal Article
000998965 3367_ $$0PUB:(DE-HGF)16$$2PUB:(DE-HGF)$$aJournal Article$$bjournal$$mjournal$$xReview Article
000998965 3367_ $$2BibTeX$$aARTICLE
000998965 3367_ $$2DRIVER$$aarticle
000998965 3367_ $$2DataCite$$aOutput Types/Journal article
000998965 3367_ $$2ORCID$$aJOURNAL_ARTICLE
000998965 536__ $$0G:(DE-82)BMBF-16ME0399$$aBMBF 16ME0399 - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0399)$$cBMBF-16ME0399$$x0
000998965 536__ $$0G:(BMBF)03ZU1106CA$$aBMBF 03ZU1106CA - NeuroSys: Algorithm-Hardware Co-Design (Projekt C) - A (03ZU1106CA)$$c03ZU1106CA$$x1
000998965 588__ $$aDataset connected to CrossRef, Journals: publications.rwth-aachen.de
000998965 591__ $$aGermany
000998965 7001_ $$0P:(DE-82)841076$$aLanius, Christian$$b1$$urwth
000998965 7001_ $$0P:(DE-82)1002214$$aShadmehri, Hossein Hashemi$$b2$$urwth
000998965 7001_ $$00000-0003-2571-8441$$aGöhringer, Diana$$b3
000998965 7001_ $$0P:(DE-82)IDM01616$$aGemmeke, Tobias$$b4$$urwth
000998965 773__ $$0PERI:(DE-600)2840841-X$$a10.1109/JXCDC.2024.3482464$$p82-88$$tIEEE journal on exploratory solid-state computational devices and circuits$$v10$$x2329-9231$$y2024
000998965 8564_ $$uhttps://publications.rwth-aachen.de/record/998965/files/998965.pdf$$yOpenAccess
000998965 909CO $$ooai:publications.rwth-aachen.de:998965$$pdnbdelivery$$pdriver$$pVDB$$popen_access$$popenaire
000998965 9101_ $$0I:(DE-588b)36225-6$$6P:(DE-82)IDM05568$$aRWTH Aachen$$b0$$kRWTH
000998965 9101_ $$0I:(DE-588b)36225-6$$6P:(DE-82)841076$$aRWTH Aachen$$b1$$kRWTH
000998965 9101_ $$0I:(DE-588b)36225-6$$6P:(DE-82)1002214$$aRWTH Aachen$$b2$$kRWTH
000998965 9101_ $$0I:(DE-588b)36225-6$$6P:(DE-82)IDM01616$$aRWTH Aachen$$b4$$kRWTH
000998965 9141_ $$y2024
000998965 9151_ $$0StatID:(DE-HGF)0031$$2StatID$$aPeer reviewed article$$x0
000998965 915__ $$0StatID:(DE-HGF)0150$$2StatID$$aDBCoverage$$bWeb of Science Core Collection$$d2023-08-22
000998965 915__ $$0LIC:(DE-HGF)CCBY4$$2HGFVOC$$aCreative Commons Attribution CC BY 4.0
000998965 915__ $$0StatID:(DE-HGF)0100$$2StatID$$aJCR$$bIEEE J EXPLOR SOLID- : 2022$$d2023-08-22
000998965 915__ $$0StatID:(DE-HGF)0112$$2StatID$$aWoS$$bEmerging Sources Citation Index$$d2023-08-22
000998965 915__ $$0StatID:(DE-HGF)0200$$2StatID$$aDBCoverage$$bSCOPUS$$d2023-08-22
000998965 915__ $$0StatID:(DE-HGF)0501$$2StatID$$aDBCoverage$$bDOAJ Seal$$d2023-05-02T09:01:36Z
000998965 915__ $$0StatID:(DE-HGF)0500$$2StatID$$aDBCoverage$$bDOAJ$$d2023-05-02T09:01:36Z
000998965 915__ $$0StatID:(DE-HGF)9900$$2StatID$$aIF < 5$$d2023-08-22
000998965 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
000998965 915__ $$0StatID:(DE-HGF)0030$$2StatID$$aPeer Review$$bDOAJ : Anonymous peer review$$d2023-05-02T09:01:36Z
000998965 915__ $$0StatID:(DE-HGF)0561$$2StatID$$aArticle Processing Charges$$d2023-08-22
000998965 915__ $$0StatID:(DE-HGF)0700$$2StatID$$aFees$$d2023-08-22
000998965 915__ $$0StatID:(DE-HGF)0199$$2StatID$$aDBCoverage$$bClarivate Analytics Master Journal List$$d2023-08-22
000998965 9201_ $$0I:(DE-82)611110_20170101$$k611110$$lLehrstuhl für Integrierte digitale Systeme und Schaltungsentwurf$$x0
000998965 961__ $$c2024-12-10T12:43:07.525115$$x2024-12-10T12:43:07.525115$$z2024-12-10
000998965 9801_ $$aFullTexts
000998965 980__ $$aI:(DE-82)611110_20170101
000998965 980__ $$aUNRESTRICTED
000998965 980__ $$aVDB
000998965 980__ $$ajournal