h1

h2

h3

h4

h5
h6
http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png

An Energy-Efficient and Area-Efficient Depthwise Separable Convolution Accelerator with Minimal On-Chip Memory Access

; ; ; ; ;

In
2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC) : 16-18 Oct. 2023 : conference location: Dubai, United Arab Emirates / IFIP VLSI-SoC ; publisher: IEEE, Seiten/Artikel-Nr: 50-55

Konferenz/Event:IFIP/IEEE 31. International Conference on Very Large Scale Integration , Dubai, Stadt , U Arab Emirates , VLSI-SoC , 2023-10-16 - 2023-10-18

ImpressumPiscataway, NJ : IEEE

Umfang50-55

ISBN979-8-3503-2599-7, 979-8-3503-2600-0

Online
DOI: 10.1109/VLSI-SoC57769.2023.10321918


Einrichtungen

  1. Lehrstuhl für Integrierte digitale Systeme und Schaltungsentwurf (611110)



Dokumenttyp
Contribution to a book/Contribution to a conference proceedings

Format
online, print

Sprache
English

Anmerkung
Peer reviewed article

Externe Identnummern
SCOPUS: SCOPUS:2-s2.0-85179850661
WOS Core Collection: WOS:001108827200009

Interne Identnummern
RWTH-2024-02036
Datensatz-ID: 980025

Beteiligte Länder
Germany

 GO

QR Code for this record

The record appears in these collections:
Document types > Events > Contributions to a conference proceedings
Document types > Books > Contributions to a book
Faculty of Electrical Engineering and Information Technology (Fac.6)
Public records
Publications database
611110
 Record created 2024-02-23, last modified 2026-05-21
Similar records



Rate this document:

Rate this document:
1
2
3
4
5
 
(Not yet reviewed)