BMBF 03ZU1106CA
NeuroSys: Algorithm-Hardware Co-Design (Projekt C) - A
Grant period | 2022-01-01 - 2024-12-31 |
Funding body | Bundesministerium für Bildung und Forschung |
BMBF | |
Further information: | Homepage |
Identifier | G:(BMBF)03ZU1106CA |
All known publications ...
Download: BibTeX | EndNote XML, Text | RIS |
Contribution to a book/Contribution to a conference proceedings
GUPA: Group-Wise Uniform Pruning Accelerator for Depthwise Separable Convolution
2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS) : 16-18 April 2025
2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL CHIPS, TokyoTokyo, Japan, 16 Apr 2025 - 18 Apr 2025
IEEE (2025) [10.1109/COOLCHIPS65488.2025.11018601]
Files
BibTeX |
EndNote:
XML,
Text |
RIS
Journal Article (Review Article)
Scaling Logic Area With Multitier Standard Cells
IEEE journal on exploratory solid-state computational devices and circuits 10, 82-88 (2024) [10.1109/JXCDC.2024.3482464]
Files
BibTeX |
EndNote:
XML,
Text |
RIS
Journal Article
CVD graphene contacts for lateral heterostructure MoS2 field effect transistors
npj 2D materials and applications 8(1), 35 (2024) [10.1038/s41699-024-00471-y]
Files
BibTeX |
EndNote:
XML,
Text |
RIS
All known publications ...
Download: BibTeX | EndNote XML, Text | RIS |