h1

h2

h3

h4

h5
h6
http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png

GUPA: Group-Wise Uniform Pruning Accelerator for Depthwise Separable Convolution

; ; ; ;

In
2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS) : 16-18 April 2025

Konferenz/Event:2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems , Tokyo , Japan , COOL CHIPS , 2025-04-16 - 2025-04-18

: IEEE

ISBN979-8-3315-3484-4

Online
DOI: 10.1109/COOLCHIPS65488.2025.11018601

URL: http://publications.rwth-aachen.de/record/1013042/files/1013042.pdf

Einrichtungen

  1. Lehrstuhl für Integrierte digitale Systeme und Schaltungsentwurf (611110)

Projekte

  1. BMBF 16ME0399 - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0399) (BMBF-16ME0399)
  2. BMBF 03ZU1106CA - NeuroSys: Algorithm-Hardware Co-Design (Projekt C) - A (03ZU1106CA) (03ZU1106CA)

Restricted:
Download fulltext PDF

Dokumenttyp
Contribution to a book/Contribution to a conference proceedings

Format
online

Sprache
English

Anmerkung
Peer reviewed article

Externe Identnummern
SCOPUS: SCOPUS:2-s2.0-105008488954

Interne Identnummern
RWTH-2025-05303
Datensatz-ID: 1013042

 GO

QR Code for this record

The record appears in these collections:
Document types > Events > Contributions to a conference proceedings
Document types > Books > Contributions to a book
Faculty of Electrical Engineering and Information Technology (Fac.6)
Documents in print
Public records
611110
 Record created 2025-06-12, last modified 2025-09-21
Similar records


Restricted:
Download fulltext PDF
Rate this document:

Rate this document:
1
2
3
4
5
 
(Not yet reviewed)